

N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- Surface-mounted package
- Advanced trench cell design



1.2 Applications

- LCD TV appliances
- High power inverter system
- LCDM appliances

1.3 Quick reference

- $BV \geq 20\text{ V}$
- $R_{DS(ON)} \leq 11.0\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
- $P_{tot} \leq 2\text{ W}$
- $R_{DS(ON)} \leq 13.0\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$
- $I_D \leq 10\text{ A}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1,2,3	Source(S)	 <p>Top View SOP-8L</p>	
4	Gate(G)		
5,6,7,8	Drain(D)		

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	Drain-Source Voltage	T _C = 25 °C	-	20	V
V _{GS}	Gate-Source Voltage	T _C = 25 °C	-	±12	V
I _D ^{***}	Drain Current (DC)	T _C = 25 °C, V _{GS} = 10 V	-	10	A
		T _C = 100 °C, V _{GS} = 10 V	-	8	A
I _{DM} ^{*,***}	Drain Current (Pulsed)	T _C = 25 °C, V _{GS} = 10 V	-	20	A
P _{tot}	Drain power dissipation	T _C = 25 °C	-	2	W
T _{stg}	Storage Temperature		-55	150	°C
T _J	Junction Temperature		-	150	°C
I _S	Continuous-Source Current	T _C = 25 °C	-	10	A
R _{θJA} ^{**}	Thermal Resistance- Junction to Ambient		-	62.5	°C/W
R _{θJC} ^{**}	Thermal Resistance- Junction to Case		-	3.5	

Notes :

- * Pulse width ≤ 300 μs, duty cycle ≤ 2 %
- ** Mounted on Large Heat Sink
- *** limited by bonding wire

4. Marking Information

Product Name	Marking
KJ2012S	<div style="display: inline-block; border: 1px solid black; padding: 2px;"> 2012 YWWXXX </div> YWW: Date Code

5. Ordering Information

Product Name	Package	Reel Size	Tape width	Quantity	Note
KJ2012S	SOP8			3000	

Note: KUAJIEXIN defines “ Green ” as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight; Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics ($T_A=25^\circ$ Unless Otherwise Noted)





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_{DS} = 250\ \mu\text{A}$	20	-	-	V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = 250\ \mu\text{A}$	0.5	-	1.0	V
I_{DSS}	Drain Leakage Current	$V_{DS} = 16\text{ V}, V_{GS} = 0\text{ V}$	-	-	1	μA
I_{GSS}	Gate Leakage Current	$V_{GS} = 0\text{ V}, V_{GS} = \pm 10\text{ V}$	-	-	± 100	nA
$R_{DS(ON)}^a$	On-State Resistance	$V_{GS} = 4.5\text{ V}, I_{DS} = 8\text{ A}$	-	9	11	$\text{m}\Omega$
		$V_{GS} = 2.5\text{ V}, I_{DS} = 5\text{ A}$	-	12	14	
Diode Characteristics						
V_{SD}^a	Diode Forward Voltage	$I_{SD} = 8\text{ A}, V_{GS} = 0\text{ V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{DS} = 8\text{ A}, V_{GS} = 0\text{ V}$ $di_{SD}/dt = 100\text{ A}/\mu\text{s}$	-	32	-	ns
Q_{rr}	Reverse Recovery Charge		-	16	-	nc
Dynamic Characteristics^b						
C_{iss}	Input Capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 10\text{ V}$ Frequency = 1 MHz	-	950	-	pF
C_{oss}	Output Capacitance		-	117	-	
C_{rss}	Reverse Transfer Capacitance		-	150	-	
$t_d(on)$	Turn-on Delay Time	$V_{DS} = 10\text{ V}, V_{GEN} = 10\text{ V},$ $R_G = 4.5\ \Omega, R_L = 0.5\ \Omega,$ $I_{DS} = 8\text{ A}$	-	13	-	ns
t_r	Turn-on Rise Time		-	102	-	
$t_d(off)$	Turn-off Delay Time		-	81.5	-	
t_f	Turn-off Fall Time		-	100	-	
Gate Charge Characteristics^b						
Q_g	Total Gate Charge	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V},$ $I_{DS} = 8\text{ A}$	-	36	-	nc
Q_{gs}	Gate-Source Charge		-	3.3	-	
Q_{gd}	Gate-Drain Charge		-	5.2	-	

Notes :





a : Pulse test ; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$

b : Guaranteed by design, not subject to production testing





7. Typical Characteristics



7. Typical Characteristics (cont.)




7. Typical Characteristics (cont.)



8. Package Dimensions

SOP- 8L



Symbol	Dimensions In Millimeters	
	MIN.	MAX.
A	1.35	1.75
A1	0.00	0.25
A2	1.15	1.50
D	4.80	5.00
E	5.80	6.20
E1	3.80	4.00
c	0.19	0.27
b	0.33	0.53
e	1.27 BSC	
L	0.40	1.27

Notes :

1. Jedec outline : MS-012AA
2. Dimensions " D " does not include mold flash, protrusions and gate burrs shall not exceed .15 mm (.006 in) per side .
3. Dimensions " E1 " does not include inter-lead flash, or protrusions. Inter-lead flash and protrusions shall not exceed .25 mm (.010 in) per side.